(a) Design a lag compensation to meet the following specifications: The step response settling time is to be less than 5 sec, the step response overshoot is to be less than 17%, the steadystate error to a unit-ramp input must not exceed 10%. Verify your design by plotting the step response of the compensated closed-loop system.