MANTEQUILLA94941 MANTEQUILLA94941 16-02-2024 Computers and Technology contestada Implement a 4-to-2 priority encoder in behavioral SystemVerilog. Use don't care signals (?) inside a casez statement to express the priority logic?