2. write a verilog module equivalent to your solution to lab3. use continuous assign statements for your final equations, and instantiate the provided 7-segment driver into your module to handle the display.